您好,欢迎访问三七文档
当前位置:首页 > 电子/通信 > 电子设计/PCB > FPGA-开发板原理图-EP1C3T144C8
112233445566778899101011111212DDCCBBAATitleNumberRevisionSizeA1Date:2013-3-2SheetofFile:C:\DocumentsandSettings\..\SOPC_EP1C3T144_V1.1.SCHDOCDrawnBy:12SW7*7SW10uFC1ADJ1VIN3VOUT2U6AMS1117_3.3+5V+3.3VC1310uFC14104L122uHVDDA_1.2VPLL电源ADJ1VIN3VOUT2U7AMS1117_1.2+5VVCC4OCO3GND2OSC50MHZCLKIN+3.3V12345678910JTAGJTAG12345678910ASASTCKTDOTMSTDIDCLKnCONF_DOWNnCONFIGDATAnCEnCSASDIGNDGNDGNDGND+3.3V+3.3V+3.3VA11A33A22GND4WP7VCC8SDA5SCL6U1AT24C16+3.3V+1.2V+3.3V4.7KR11+3.3V+1.2VPW_LEDLEDD4LEDD3LEDD2LEDD1LEDR5330T1IN11T2IN10R1OUT12R2OUT9T1OUT14T2OUT7R1IN13R2IN8V+2C1+1C1-3C2+4C2-5V-6VCC16GND15U9MAX3232CC3104C5104C2104C4104594837261UARTUART0BEEPERSPEAKERSPEAKERR410K+3.3VR134.7KAT24_SCLAT24_SDAKEY2SW-PBKEY1SW-PBKEY3SW-PBKEY4SW-PB33KX4R110KC7104C8104C9104C10104C11104C12104nCSnCONFIGnCEnCONF_DOWNGNDGND+3.3V+3.3VR152KGND+3.3VTDITCK+3.3VTMSD8LEDD7LEDD6LEDD5LEDR633012345678S1SW-DIP4C61041.0DONGDONGSOPC_EP1C3_BOARDR124.7KGND1VCC2CONT3RS4WR5EN6DB07DB18DB29DB310DB411DB512DB613DB714BL+15BL-16LCD_1602JP1LCD_160217CLKINDATATDITDOTCKTMSGNDGNDnCEDCLKnCONF_DOWNnCONFIGnSTATUSnCS1data2Vcc3GND4asdi5dclk6vcc7vcc8U2EPCS1DCLKASDInCSDATA+3.3V+3.3VVBUS1D-2D+3GND40POWERUSB_CONVBUS1602_RS1602_EN1602_D01602_D11602_D21602_D41602_D51602_D61602_D7123456PS/2PS/2_CLKPS/2_DATA+5VUART_TXD0UART_RXD0LED1LED2LED3LED4LED5LED6LED7LED8KEY1KEY2KEY3KEY4BEEPKEY1KEY2KEY3KEY4按键与拨码开关共用四个引脚+5V+5V1602_D3Q18550R7330R8330D1E2H3C4G5C16B7C28C39F10A11C412LEDSEG_LEDLED4C2C1C4C3Q28550Q38550Q48550+3.3V+3.3V+3.3V+3.3VSEG_ASEG_BSEG_CSEG_DSEG_ESEG_FSEG_GSEG_HR142KSEG_C4SEG_C3SEG_C2SEG_C1C4C3C2C1ABCDEFGHABCDEFGHDATA1GND2VCC3U4HS0038REMOTEREMOTE_INGND+3.3VGND1DQ2VCC3U5DS18B2018B20_DQGND+3.3VTEMPER18B20_DQ+3.3VR104.7KDATA013nCONFIG14nCEO20nCE21MSEL022MSEL123DCLK24CONF_DONE86nSTATUS87TCK88TMS89TDO90TDI95U3BEP1C3T144C8IO,LVDS22n73IO,LVDS22p74IO,LVDS21n75IO,LVDS21p76IO,LVDS20n(DQ1R7)77IO,LVDS20p(DQ1R6)78IO,VREF2B379IO,DPCLK5(DQS1R)82IO,LVDS19n(DQ1R5)83IO,LVDS19p(DQ1R4)84IO(DM1R)85IO,VREF1B396IO(DQ1R3)97IO,LVDS18n(DQ1R2)98IO,LVDS18p(DQ1R1)99IO,DPCLK4100IO(DQ1R0)103IO,VREF0B3104IO,LVDS17n105IO,LVDS17p106IO,LVDS16n107IO,LVDS16p108BANK3IO,LVDS33p37IO,LVDS33n38IO,LVDS32p(DQ1B7)39IO,LVDS32n(DQ1B6)40IO,LVDS31p(DQ1B5)41IO,LVDS31n(DQ1B4)42IO,DPCLK7(DQS1B)47IO,VREF2B448IO49IO,LVDS30p50IO,LVDS30n51IO,LVDS29p52IO,LVDS29n53IO,VREF1B456IO,LVDS27p(DM1B)57IO,LVDS27n58IO,LVDS26p59IO,LVDS26n60IO,VREF0B461IO,DPCLK662IO,LVDS25p(DQ1B3)67IO,LVDS25n(DQ1B2)68IO,LVDS24p(DQ1B1)69IO,LVDS24n(DQ1B0)70IO,LVDS23p71IO,LVDS23n72BANK4IO,LVDS4p(INIT_DONE)/(DM1L)1IO,LVDS4n(DQ1L0)2IO,LVDS3p(CLKUSR)/(DQ1L1)3IO,LVDS3n4IO,VREF0B15IO,LVDS2p(DQ1L2)6IO,LVDS2n(DQ1L3)7IO,DPCLK110IO,VREF1B111IO(nCSO)12IO(ASDO)25IO,PLL1_OUTp26IO,PLL1_OUTn27IO,DPCLK0(DQS1L)28IO,VREF2B131IO(DQ1L4)32IO,LVDS1p(DQ1L5)33IO,LVDS1n(DQ1L6)34IO,LVDS0p(DQ1L7)35IO,LVDS0n36BANK1IO,LVDS15n109IO,LVDS15p110IO,LVDS14n(DQ0T0)111IO,LVDS14p(DQ0T1)112IO,LVDS13n(DQ0T2)113IO,LVDS13p(DQ0T3)114IO,DPCLK3(DQS0T)119IO,VREF0B2120IO,LVDS12n121IO,LVDS12p122IO,LVDS11n(DM0T)123IO,LVDS11p124IO,VREF1B2125IO,LVDS9n128IO,LVDS9p129IO,LVDS8n130IO,LVDS8p131IO132IO,VREF2B2133IO,DPCLK2134IO,LVDS7n(DQ0T4)139IO,LVDS7p(DQ0T5)140IO,LVDS6n(DQ0T6)141IO,LVDS6p(DQ0T7)142IO,LVDS5n(DEV_OE)143IO,LVDS5p(DEV_CLRn)144IO91IO94IO,LVDS28n55IO,LVDS10n126IO,LVDS10p127IO,LVDS28p54BANK2U3AEP1C3T144C8CLK3,LVDSCLK2n92CLK2,LVDSCLK2p93CLK0,LVDSCLK1p16CLK1,LVDSCLK1n17U3DEP1C3T144C8VCCA_PLL115GNDA_PLL118GNDG_PLL119VCCINT117VCCINT64VCCINT46VCCINT135GND116GND138GND101GND80GND65GND43GND118GND136GND63GND9GND30GND45VCCIO129VCCIO444VCCIO2115VCCIO2137VCCIO381VCCIO18VCCIO3102VCCIO466U3CEP1C3T144C81692+3.3V+1.2VVDDA_1.2VUART_TXD0UART_RXD0LED7LED8LED6ASDInCSLED1LED2LED3LED4KEY1KEY2KEY3LED5KEY4RESETSW-PB+3.3VR94.7KRESETRESETRESET12345678910111213141516171819202122232425262728293031323334353637383940J1CON1+3.3VGND+5VGND12345678910111213141516171819202122232425262728293031323334353637383940J2CON1+3.3VGND+5VGND+5V373839404142474849505152535455565758596061626768697071721234567101112252627283132333435367374757677787982838485919496979899100103104105106107108109110111112113114119120121122123124125126127128129130131132133134139140141142143144373839404142474849505152535455565758596061626768697071727374751091101111121131141191201211221231241251261271281291301311321331341391401411421431441051061071089910010310476777879821602_RS1602_EN1602_D01602_D11602_D21602_D41602_D51602_D61602_D71602_D3SEG_ASEG_BSEG_CSEG_DSEG_ESEG_FSEG_GSEG_HSEG_C4SEG_C3SEG_C2SEG_C1+3.3VR24.7K+3.3VR34.7KAT24_SCLAT24_SDAAT24_SCLAT24_SDAPS/2_CLKPS/2_DATABEEPREMOTE_IN18B20_DQ
本文标题:FPGA-开发板原理图-EP1C3T144C8
链接地址:https://www.777doc.com/doc-6013818 .html