您好,欢迎访问三七文档
当前位置:首页 > 行业资料 > 国内外标准规范 > 安霸A12方案电路图SCH
A12SYSTEMBLOCKDIAGRAMPrimary/SecondaryVINConnectorVINInterfacePage12A12AmbarellaPBGA404SOCPlugInVINDaughterCardDaughterCardSLVS/MIPI/LVCMOSI2SAudioConnectorHDMIIFUSB-1IFKeyMatrix(10Key)+SenseCorePowerorBatteryLEDSMIOPort0Interface4ChannelADCI2SIFPWCPseqVoltageRegulatorsLDOs/SWRegWkup/PWR/ResetButtonsWakupUSB-0IFHOSTHOST/DeviceNANDFlashSPI-NORFlashSDCardport(0)SDCardport(1)GPIOSD/SDHC/SDXC/MMC/eMMCwithUHS-ImodeandbootsupportPage6,7,8,9Page14Page20Page19Page16Page18Page18Page18Page18USBSwitchTPS3USB221AUSBPage10DDR3BUS2x4Gb-800MHzDDR3SDRAMPage11HDMIConnectorPage11EarphoneConnAuto-DetectVideoDACPage15EthernetPHYRTL8201FRRMIIInterfaceTX/RXRJ45+Transformer12VPowerAdapterPage17JTAGInterfaceJTAG20WayConnectorI2CSYSDCSupplies12VDC-INPage11SD/SDHC/SDXC/MMC/eMMCPage14I2SAudioCodecFlashInterfaceVoutInterfacePage13VOUTConnectorPlugInVOUTLCDCardDaughterCardUART0InterfacePage17RS-232ConnectorTX/RXADM3222RS-232TransceiverUART1InterfaceMicroUSBTypeBConnCP2105USB-UARTBridgeUSBPage17ADM3222RS-232TransceiverPage17RS-232ConnectorTX/RXPage17BluetoothModuleConnSMIOPort1InterfacePage8SteppermotorPage19ABCD54321DCBA2345V_STBY0V0VPWC_RST#0VPWC_WKUPPWC_PSEQ1PWC_PSEQ20V0V0V0VPowerOnSequenceT1:DependenceonRCT2:30mST3:30mST4:30mST5:30mSPWC_PSEQ3PWC_RSTOBT1T2T3T4T5Power-offsequenceisinreverseorderofpower-onsequenceSOC_VDD/SOC_VDDA--SOC_VDDA18/SOC_VDRAM--DRAM_VDRAM--SOC_VCC/SOC_VCCA/V_SDSystemClock&PMDiagramABCD54321DCBA12345LDORT9020V_STBYPOWERMAPPINGTABLE3VSB=3.125VVCC12=12VSOC_VDRAM=1.5VDRAM_VDRAM=1.5VSOC_VDD=1.0VSOC_VDDA=1.0VSOC_VCC=3.0VSOC_VCCA=3.0VSOC_VDDA18=1.8VV_SD=3.3/1.8VV_SDIO=3.3/1.8VVCC=3.0VVCC5=5VHDMI_VCC5=5VBATTERY5VDVCCPrim/SecVININTFSYSTEMPOWERDELIVERYV_RTCVOUTINTFADM3222UART0,UART1I2SAudioConnectorSOC_VDDLDORT9025A12SOC_VDDASOC_VDDA18SOC_VCCASOC_VCCDRAM_VDRAMV_SDBUCKRT7266DDR3DRAMSOC_VDRAMBUCKRT7266LDORT9025BUCKRT7266LDORT9025BUCKRT7266LDORT9025BUCKRT72665V-3.3VBUCKRT723912V-5VAC-DC12v3ARMIIPHYHDMISystemBlockDiagramPowerTreeABCD54321DCBA12345PlaceclosetoU1SPI_NOR_SELSTATUSHLSPINORActiveNANDActiveElseSwitch{1:2}={off;on}ABCD54321DCBA23451818181818181818181818181810101010101010101010101010101010101010101010101818181818181818111111112014101314181818181818181818181818181818181818181818181814R2033/1%R533/1%R23240/1%R633/1%R2133/1%1=A-B20=A-B116VCC41A72A8GND21B131B2113B152B162B2103B293A124A144B1134B21SEL15OE_NU5SN74CB3Q3257PWRC50.1uF/10VR833/1%R233/1%C10.1uF/10VR733/1%C100.1uF/10VTP6R1433/1%R933/1%C90.1uF/10VR1533/1%R251K/1%C222uF/16VR271K/1%R1633/1%12ONA1A2B1B2SW1SW_SMT_2STP1R1733/1%C30.1uF/10VTP51=A-B20=A-B116VCC41A72A8GND21B131B2113B152B162B2103B293A124A144B1134B21SEL15OE_NU4SN74CB3Q3257PWRR333/1%C80.1uF/10VC110.1uF/10VC1210uF/16VTP3R1033/1%SMIOInterfaceDDRInterfaceA18DDR_CK_BARB18DDR_CKA16DDR_DQS_BAR_0B16DDR_DQS_0A19DDR_CKEC19DDR_WEG22DDR_RESETC18DDR_CASB15DDR_DM_0D18DDR_RASG19DDR_ODTA12DDR_DM_1A15DDR_VREF_0F19DDR_CSA6DDR_CALIBRC16DDR_DQ_5D17DDR_DQ_0B12DDR_DQ_15A14DDR_DQ_11C13DDR_DQ_13A17DDR_DQ_3B17DDR_DQ_2C12DDR_DQ_14D13DDR_DQ_12D14DDR_DQ_8D15DDR_DQ_6D16DDR_DQ_4C17DDR_DQ_1C14DDR_DQ_9B14DDR_DQ_10C15DDR_DQ_7A13DDR_DQS_BAR_1B13DDR_DQS_1E21DDR_ADDR_0C21DDR_ADDR_1D21DDR_ADDR_2G21DDR_ADDR_3B21DDR_ADDR_4F21DDR_ADDR_5A21DDR_ADDR_6F22DDR_ADDR_7A22DDR_ADDR_8D22DDR_ADDR_9B19DDR_ADDR_10B22DDR_ADDR_11E20DDR_ADDR_12E22DDR_ADDR_13D19DDR_BA_0C20DDR_BA_1F20DDR_BA_2R19SMIO_29/GPIO84/SDIO_D1/SC_D1/SSIS_RXDJ21SMIO_20/GPIO75/SD_D2N19SMIO_27/GPIO82/SDIO_CMDH21SMIO_21/GPIO76/SD_D3P19SMIO_28/GPIO83/SDIO_D0/SC_D0/SSIS_SCLKW4IIDC3DATA/GPIO32/VIN_STRIG1K21SMIO_19//GPIO74/SD_D1H20SMIO_25/GPIO80/SD_D7/SC_C3/SSIS_ENK20SMIO_23/GPIO78/SD_D5/SC_C1/SSIS_RXDP22SMIO_0/GPIO55/NAND_CE/NORSPI_CLKL19SMIO_24/GPIO79/SD_D6/SC_C2/SSIS_TXDJ20SMIO_22/GPIO77/SD_D4/SSIS_SCLKM19SMIO_26/GPIO81/SDIO_CLKV4IDC3CLK/GPIO31/VIN_STRIG0J2GPIO_0/SD_HS_SELT19SMIO_33/GPIO88/SDIO_WPU20SMIO_32/GPIO87/SDIO_CDT22SMIO_30/GPIO85/SDIO_D2/SC_D2/SSIS_TXDT21SMIO_31/GPIO86/SDIO_D3/SC_D3/SSIS_ENN22SMIO_1/GPIO56/NAND_RB/NORSPI_DQ4J22SMIO_3/GPIO58/SD_CMDM22SMIO_4/GPIO59/SD_CDK22SMIO_5/GPIO60/SD_WPR22SMIO_6/GPIO61/NAND_RE/NORSPI_DQ5L22SMIO_15/GPIO70/NAND_D6/NORSPI_DQ2B20DDR_CK_2A20DDR_CK_2_BARB11DDR_DQS_2A11DDR_DQS_BAR_2C10DDR_DM_2D11DDR_DQ_16C9DDR_DQ_17B10DDR_DQ_18A10DDR_DQ_19C11DDR_DQ_20D9DDR_DQ_21C8DDR_DQ_22D10DDR_DQ_23B8DDR_DQS_3A8DDR_DQS_BAR_3B9DDR_DM_3D8DDR_DQ_24A7DDR_DQ_25B7DDR_DQ_26C7DDR_DQ_27D7DDR_DQ_28B6DDR_DQ_29C6DDR_DQ_30D6DDR_DQ_31C22DDR_ADDR_14A9DDR_VREF_1D20DDR_CS_2E19DDR_ADDR_15H22SMIO_2/GPIO57/SD_CLKR21SMIO_7/GPIO62/NAND_WE/NORSPI_DQ6T20SMIO_8/GPIO63/NAND_ALE/NORSPI_DQ7N21SMIO_9/GPIO64/NAND_D0/NORSPI_EN0M21SMIO_10/GPIO65/NAND_D1/NORSPI_EN1N20SMIO_11/GPIO66/NAND_D2/NORSPI_EN2M20SMIO_12/GPIO67/NAND_D3/NORSPI_EN3L20SMIO_13/GPIO68/NAND_D4/NORSPI_DQ0L21SMIO_14/GPIO69/NAND_D5/NORSPI_DQ1P20SMIO_16/GPIO71/NAND_D7/NORSPI_DQ3R20SMIO_17/GPIO72/NAND_CLEP21SMIO_18/GPIO73/SD_D0H2GPIO_1/EHCI_APP_PRT_OVCURR0G2GPIO_2/EHCI_APP_PRT_OVCURR1H3GPIO_3/EHCI_PRT_PWR_0G3GPIO_4/EHCI_PRT_PWR_1G4GPIO_5/PWM_1/VIN_STRIG0H4GPIO_6/PWM_2/VIN_STRIG1V5WP/GPIO54U1-AA12XXC610uF/16VR28100K/1%TP2R1133/1%R
本文标题:安霸A12方案电路图SCH
链接地址:https://www.777doc.com/doc-3282955 .html