您好,欢迎访问三七文档
当前位置:首页 > 电子/通信 > 电子设计/PCB > PCB Desing and allegro问答
PCBDesingFromwww.pcbtech.netsunjiangbopcballegro1.8BGAPCB,8PCB81top-gnd-sig2-sig3-vcc-gnd-sig4-bottom2top-gnd-sig2-vcc-sig3-sig4-gnd-bottom8Top-GND-sig2-VCC-GND-sig3-VCC-BottomPCBBottomsig3PCBBypass8TOP-GND-VCC-SIG2-SIG3-VCC-GND-BOTTOMSig2Sig3EMITOP-GND-SIG2-SIG3-VCC-SIG4-GND-BOTSIG3onefamousexpertsuggestthe8layersstackup:Twogoodlayoutsfor8-layerboardswithfoursignallayersandfourplanesare:Sig/Pwr/Gnd/Sig/Sig/Gnd/Pwr/SigorSig/Ground/Sig/Pwr/Gnd/Sig/PwrorGnd/SigTOP/SIG2/BOTTOMSIG3/SIG42.1231.2.1.2.3.4.ICEMI4top--vcc--gnd--bottom6:top--vcc-sig1--sig2--gnd—bottom8Top-GND-sig2-VCC-GND-sig3-VCC-BottomTOP-GND-VCC-SIG2-SIG3-VCC-GND-BOTTOM3.BGAPCBBGAPROTELPCBBGAfromtoplayertobottomlayer,signal-vcc-signal-signal-gnd-signal.4.AllegroSpecctraQuestAllegroAllegroeditpropertiesnet~ROUTE_PRIORITYPROPERTIESROUTE_PRIORITYROUTE_PRIORITYedit-PROPERTIES,netroute_priority5.PCB115.3mil8.5mil1mil212mil13mil8.5mil1mil310.8mil8.9mil8.5mil1milFR44.5PCB149.992103.063102.6110mil-------pcbPolarsi6000bzcalc,,PCB,,.^^Si6000BSI6000b15%SI6000bSi6000bV2.1UltraEditWinHexSi6000CalcEngine.exeSize2,916,422Byte899D3C0100007552899D3C010000EB48OKCits256.Allegro12/ROUTEKEEPOUT12RouteKeepout12antietchokdingshiwei,1DRC*2“”antietchpowerpcbdrc,powerpcb,7.IBISIBISSpiceICSpice-1.2v~Vcc0~Vcc+1.2V/input/output/IO)VmeasSpiceIBISMax/typical/minSpice8..1,?2,1.2.3.allegrosignoisehspiceibis,hspicenet9.AllegroAllgro14ViaViaroute-gross-10.PCBEMI(PC8)PGBPCBPCBPCBPCBPCB1.PCBPCBPCB(1)(2)(3)15g(4)(5)(1)(2)PCB(3)(4)2mm3243200x150mm2(1)(2)0.05mm1~15mm2A31.5mm0.02~0.3mm5~8mm(3)3.D(d+1.2)mmd(d+1.0)mmPCBPCB1.2(1)(2)2~3mm(3)3.PCB(1)10~100uf100uF(2)0.01pF4~81~10pF(3)RAMROM(4)(1*RCR1~2KC2.2~47UF(2)CMOS11.Allegro1Net2AllegroSMDAvoid3Pinordering4BBVIAVia1..2.allegro,3.4.,,.:tools?padstack?modifylibrarypadstackpcblibsetup?vias?autodefineb/bviarunok.setup?constraints?physicalrulessetsetvalue,cctAllegroSMDpinodering12.AllegrocrosshatchedForsuccessfulroutingresults,itisrecommendedthattheonlyshapesonplanesduringroutingbenegativesolidshapes.Routingdoesnotputviasthroughcrosshatchedandpositiveshapes.Donotaddpositiveshapesoranykindofcrosshatchedshapesuntilyouarereadytogenerateartwork.crosshatched13.NetAllegro14.oCadenceSpecctra......:,,unselect,.define(classpair(add_nett485at485br485ar485b))unselallobjectsselectclasspairselectlayers1unselectlayers4Routing14.AllegroVSVeribestAllegroVeribest2AllegroVeribest10AllegroVeribest5AllegroVeribest10UndoRedoAllegroAllegroVeribest10%AllegroVeribestPCBAllegroVeribestECOBOM,100AllegroVeribestPCBVeribest1./2.3.4.layout()5.6.7.8.9.10.11.BGA12.13.14.15.16.17.18.19.20./21.22.15.PCBPCB(Crosstalk)(pre-simulation)EDA16.EDA,(serpentine),,,,,,,wg2000.517.GSMPCBPCBRFRF1RFRFRF2(blind/buriedvia)3RFgroundguardtrace45(returncurrentpath)18.pcbPCB1PCB2(via)34DRC(DesignRuleCheck)()19.PCBPCB(microstrip)(stripline/doublestripline)()PCBterminators()IBISIBISI/ObufferSPICE()SPICESPICEIBISAIBIS20./RF/RF0RF1RF2,321.powerpcb5.0,.crack,.pcblic.datlicense,flexldhost,setup.exe;,license,licensepcblic.dat,.PADS_LIC_FILE_PCBlicensefile...LICENCECRACKLICENCECRACK\DONGLE\FLEXID\WIN9X\SENTW9XRAINBOWTECHNOLOGIESSENTINELFUNCTION\INSTALLSENTINELDRIVERFLEXIDSSIPOWERPCBBLAZEROUTERWINMEFUNCTION\INSTALLSENTINELDRIVERPOWERPCBDEMOBGA22.PCBPCBVCCGNDTOPLAYER1MID22“2”STARLAYERTOPLAYERENDLAYERTOPLAYERSTARLAYERTOPLAYERENDLAYERMID1LAYER23.ALLEGRO!!!ALLEGRO1COMMONDmove10002002LOCKUNLOCKboardline1,Edit/movecommondx10002002Lock,Unlockedit/properties,lockunlocklockfixok,unlockfixdelete3,boardlineALLEGROMOVEPARTMOVEMOVEPARTPINStretchSymbol/via,moveoptionsMOVELengthMinimizeDuringMove.AfterMove.(POWERPCBPOWERPCBleo.!MOVE!!!ALLEGROALLEGROPADICALLEGRO,ALLEGROPIN,Devicefileswasparsed,errorweredetected,PINERROR,?PIN.pin24.allegroallegrogerbercam350FLASHSYMBOLCOPPER=CLEARGERBERCOPPER=BLACKFILLGERBERFLASHSYMBOLCOPPERFLASHSYMBOLVOID-AUTOCOPPERflashsymbolflashsymbolflashsymbolcctallegrogerbercam350flashsymbolnewdrawingflashsymbolflashsymbolnewdrawingflashsymboladdflashOK“”ERROR-CouldNotgenerateshapeW-ARCSEGMENTOUTOFEXTENTSERROR,,.flashsymbolflashsymbolflashsymbolviathermalreliefflashsymbolpadpadlayerdefaultinternalthermalreliefnullflashflashsymbolpad24.allegroplanenegativevoidDRC,constraint,DRC:SETCONSTRAINTS...SPACERULESETSETDRCMODESUBCLASS.SHAPETOVIASHAPETOPINMODENEVER,DRCERROR.nevergerbcamallegroCOPPER=CLEARGERBERCOPPER=BLACKFILLGERBERFLASHSYMBOLCOPPERFLASHSYMBOLVOID-AUTOCOPPERallegroFLASHSYMBOL25“regularpad”“thermalrelief”“antipad”507070“soldmask”70nonenonesoldmaskregular1020milregularpadPOSITIVEthermalreliefNEGATIVEantipadNEGACUTsoldermask4mil6mil26AllegroECO?AllegroECO[B]NETLISTIMPORT![/B],LAYOUT,PART,,POWERPCB,.?Thanksverymuch!!,!,,logic,,,,,,,allegroallegronetlist,,,,PIN,DELETENET,ADDNET,27AllegroEtchLayerpinetchAllegroEtch.Net,.Allegro*GridViascriptNeastscriptGRID0.1GRID0.5GRID1.0GRIDGRID0.1GRIDGRIDscript1FILE/scriptINGRECORD2GRID3FILE/scriptING/STOPscriptalias**“replay##”**##scriptNeastAllegroneastscriptPcbenvscriptENValias**“replay##”Alleg
本文标题:PCB Desing and allegro问答
链接地址:https://www.777doc.com/doc-49740 .html