您好,欢迎访问三七文档
当前位置:首页 > 商业/管理/HR > 质量控制/管理 > STM32F407最小系统核心板原理图
1122334455667788DDCCBBAAPE2/TRACECLK/FSMC_A23/ETH_MII_TXD31PE3/TRACED0/FSMC_A192PE4/TRACED1/FSMC_A20/DCMI_D43PE5/TRACED2/FSMC_A21/TIM9_CH1/DCMI_D64PE6/TRACED3/FSMC_A22/TIM9_CH2/DCMI_D75VBAT6PC13/RTC_AF17PC14-OSC32_IN8PC15-OSC32_OUT9PF0/FSMC_A0/I2C2_SDA10PF1/FSMC_A1/I2C2_SCL11PF2/FSMC_A2/I2C2_SMBA12PF3/FSMC_A3/ADC3_IN913PF4/FSMC_A4/ADC3_IN1414PF5/FSMC_A5/ADC3_IN1515VSS16VDD17PF6/TIM10_CH1/FSMC_NIORD/ADC3_IN418PF7/TIM11_CH1/FSMC_NREG/ADC3_IN519PF8/TIM13_CH1/FSMC_NIOWR/ADC3_IN620PF9/TIM14_CH1/FSMC_CD/ADC3_IN721PF10/FSMC_INTR/ADC3_IN822PH0-OSC_IN23PH1-OSC_OUT24NRST25PC0/OTG_HS_ULPI_STP/ADC123_IN1026PC1/ETH_MDC/ADC123_IN1127PC2/SPI2_MISO/OTG_HS_ULPI_DIR/ETH_MII_TXD2/I2S2ext_SD/ADC123_IN1228PC3/SPI2_MOSI/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/I2S2_SD/ADC123_IN1329VDD30VSSA31Vref+32VDDA33PA0-WKUP/U2_CTS/U4_TX/ETH_MII_CRS/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR/ADC123_IN034PA1/U2_RTS/U4_RX/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/TIM2_CH2/TIM5_CH2/ADC123_IN135PA2/U2_TX/TIM2_CH3/TIM5_CH3/TIM9_CH1/ETH_MDIO/ADC123_IN236PA3/U2_RX/TIM2_CH4/TIM5_CH4/TIM9_CH2/OTG_HS_ULPI_D0/ETH_MII_COL/ADC123_IN337VSS38VDD39PA4/SPI1_NSS/U2_CK/DCMI_HSYNC/OTG_HS_SOF/I2S3_WS/DAC1_OUT/ADC12_IN440PA5/SPI1_SCK/OTG_HS_ULPI_CK/TIM2_CH1_ETR/TIM8_CH1N/DAC2_OUT/ADC12_IN541PA6/SPI1_MISO/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/ADC12_IN642PA7/SPI1_MOSI/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/TIM14_CH1/ETH_MII_RX_DV/ETH_RMII_CRS_DV/ADC12_IN743PC4/ETH_MII_RXD0/ETH_RMII_RXD0/ADC12_IN1444PC5/ETH_MII_RXD1/ETH_RMII_RXD1/ADC12_IN1545PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/ETH_MII_RXD2/ADC12_IN846PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/OTG_HS_INTN/ETH_MII_RXD3/ADC12_IN947PB2/BOOT148PF11/DCMI_D1249PF12/FSMC_A650VSS51VDD52PF13/FSMC_A753PF14/FSMC_A854PF15/FSMC_A955PG0/FSMC_A1056PG1/FSMC_A1157PE7/FSMC_D4/TIM1_ETR58PE8/FSMC_D5/TIM1_CH1N59PE9/FSMC_D6/TIM1_CH160VSS61VDD62PE10/FSMC_D7/TIM1_CH2N63PE11/FSMC_D8/TIM1_CH264PE12/FSMC_D9/TIM1_CH3N65PE13/FSMC_D10/TIM1_CH366PE14/FSMC_D11/TIM1_CH467PE15/FSMC_D12/TIM1_BKIN68PB10/SPI2_SCK/TIM2_CH3/U3_TX/I2C2_SCL/OTG_HS_ULPI_D3/I2S2_CK69PB11/TIM2_CH4/U3_RX/I2C2_SDA/HS_ULPI_D4/ETH_MII_TX_EN/ETH_RMII_TX_EN70Vcap_171VDD72PB12/SPI2_NSS/TIM1_BKIN/U3_CK/CAN2_RX/I2C2_SMBA/OTG_HS_ULPI_D5/OTG_HS_ID/ETH_MII_TXD0/ETH_RMII_TXD0/I2S2_WS73PB13/SPI2_SCK/TIM1_CH1N/U3_CTS/CAN2_TX/OTG_HS_ULPI_D6/OTG_HS_VBUS/ETH_MII_TXD1/ETH_RMII_TXD1/I2S2_CK74PB14/SPI2_MISO/TIM1_CH2N/TIM8_CH2N/TIM12_CH1/U3_RTS/OTG_HS_DM/I2S2ext_SD75PB15/SPI2_MOSI/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP/I2S2_SD76PD8/FSMC_D13/U3_TX77PD9/FSMC_D14/U3_RX78PD10/FSMC_D15/U3_CK79PD11/FSMC_A16/FSMC_CLE/U3_CTS80PD12/FSMC_A17/FSMC_ALE/TIM4_CH1/U3_RTS81PD13/FSMC_A18/TIM4_CH282VSS83VDD84PD14/FSMC_D0/TIM4_CH385PD15/FSMC_D1/TIM4_CH486PG2/FSMC_A1287PG3/FSMC_A1388PG4/FSMC_A1489PG5/FSMC_A1590PG6/FSMC_INT291PG7/FSMC_INT3/U6_CK92PG8/U6_RTS/ETH_PPS_OUT93VSS94VDD95PC6/TIM3_CH1/TIM8_CH1/U6_TX/SDIO_D6/DCMI_D0/I2S2_MCK96PC7/TIM3_CH2/TIM8_CH2/U6_RX/SDIO_D7/DCMI_D1/I2S3_MCK97PC8/TIM3_CH3/TIM8_CH3/U6_CK/SDIO_D0/DCMI_D298PC9/TIM3_CH4/TIM8_CH4/I2C3_SDA/SDIO_D1/DCMI_D3/MCO2/I2S_CKIN99PA8/TIM1_CH1/U1_CK/I2C3_SCL/MCO1/OTG_FS_SOF100PA9/TIM1_CH2/U1_TX/I2C3_SMBA/OTG_FS_VBUS/DCMI_D0101PA10/TIM1_CH3/U1_RX/OTG_FS_ID/DCMI_D1102PA11/TIM1_CH4/U1_CTS/CAN1_RX/OTG_FS_DM103PA12/TIM1_ETR/U1_RTS/CAN1_TX/OTG_FS_DP104PA13/JTMS_SWDIO105Vcap_2106VSS107VDD108PA14/JTCK_SWCLK109PA15/JTDI/SPI1_NSS/SPI3_NSS/TIM2_CH1_ETR/I2S3_WS110PC10/SPI3_SCK/U3_TX/U4_TX/SDIO_D2/DCMI_D8/I2S3_CK111PC11/SPI3_MISO/U3_RX/U4_RX/SDIO_D3/DCMI_D4/I2S3ext_SD112PC12/SPI3_MOSI/U3_CK/U5_TX/SDIO_CK/DCMI_D9/I2S3_SD113PD0/FSMC_D2/CAN1_RX114PD1/FSMC_D3/CAN1_TX115PD2/TIM3_ETR/U5_RX/SDIO_CMD/DCMI_D11116PD3/FSMC_CLK/U2_CTS117PD4/FSMC_NOE/U2_RTS118PD5/FSMC_NWE/U2_TX119VSS120VDD121PD6/FSMC_NWAIT/U2_RX122PD7/FSMC_NE1/FSMC_NCE2/U2_CK123PG9/FSMC_NE2/FSMC_NCE3/U6_RX124PG10/FSMC_NCE4_1/FSMC_NE3125PG11/FSMC_NCE4_2/ETH_MII_TX_EN/ETH_RMII_TX_EN126PG12/FSMC_NE4/U6_RTS127PG13/FSMC_A24/U6_CTS/ETH_MII_TXD0/ETH_RMII_TXD0128PG14/FSMC_A25/U6_TX/ETH_MII_TXD1/ETH_RMII_TXD1129VSS130VDD131PG15/U6_CTS/DCMI_D13132PB3/JTDO/TRACESWO/TIM2_CH2/SPI1_SCK/SPI3_SCK/I2S3_CK133PB4/JNTRST/TIM3_CH1/SPI1_MISO/SPI3_MISO/I2S3ext_SD134PB5/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/CAN2_RX/I2C1_SMBA/OTG_HS_ULPI_D7/ETH_PPS_OUT/DCMI_D10/I2S3_SD135PB6/TIM4_CH1/U1_TX/CAN2_TX/I2C1_SCL/DCMI_D5136PB7/TIM4_CH2/U1_RX/FSMC_NL/I2C1_SDA/DCMI_VSYNC137BOOT0138PB8/TIM4_CH3/TIM10_CH1/CAN1_RX/SDIO_D4/ETH_MII_TXD3/I2C1_SCL/DCMI_D6139PB9/TIM4_CH4/TIM11_CH1/CAN1_TX/SDIO_D5/SPI2_NSS/I2C1_SDA/DCMI_D7/I2S2_WS140PE0/TIM4_ETR/FSMC_NBL0/DCMI_D2141PE1/FSMC_NBL1/DCMI_D3142PDR_ON143VDD144U4STM32F407ZGT6R1710KR1810KR2010KR1910KR2210KVDD3.3VDGNDDGNDJTRSTJTDIJTMSJTDOJTCKRESETSRAMRESETA41A32A23A14A05CE6I/O07I/O18I/O29I/O310VDD11GND12I/O413I/O514I/O615I/O716WE17A1618A1519A1420A1321A1222A1723A1124A1025A926A827A1828I/O829I/O930I/O1031I/O1132VDD33GND34I/O1235I/O1336I/O1437I/O1538LB39UB40OE41A742A643A544U3IS62WV51216C8104C9104DGNDVDD3.3VR260RC19104C1810uFC17225C16225VDD1VDD2TRST3GND4TDI5GND6TMS/SWDIO7GND8TCK/SWCLK9GND10NC11GND12TDO/SWO13GND14RESET#15GND16NC17GND18NC19GND20JTAGJTAGDGNDVD
本文标题:STM32F407最小系统核心板原理图
链接地址:https://www.777doc.com/doc-3690483 .html