您好,欢迎访问三七文档
当前位置:首页 > 商业/管理/HR > 质量控制/管理 > 神舟王STM32F207ZGT核心板原理图-V2
1OFREVSHEETD128318ACA7654BCD765432BTITLE=FPC-40A0.5MM11011121314151617181922021222324252627282933031323334353637383944056789FPC-40A32.768KVCAP_VSS_VDD_12NRSTOSC_INPA0PA1PA10PA11PA12PA13PA14PA15PA2PA3PA4PA5PA6PA7PA8PA9PB0PB1PB10PB11PB12PB13PB14PB15PB2PB3PB4PB5PB6PB7PB8PB9PC0PC1PC10PC11PC12PC13PC14_OSC32_INPC15_OSC32_OUTPC2PC3PC4PC5PC6PC7PC8PC9PD0/FSMC_D2PD1/FSMC_D3PD10/FSMC_D15PD11PD12PD13PD14/FSMC_D0PD15/FSMC_D1PD2PD3PD4/FSMC_NOEPD5/FSMC_NWEPD6/FSMC_NWAITPD7/FSMC_NCE2PD8/FSMC_D13PD9/FSMC_D14PE0/FSMC_NBL0PE1/FSMC_NBL1PE10/FSMC_D7PE11/FSMC_D8PE12/FSMC_D9PE13/FSMC_D10PE14/FSMC_D11PE15/FSMC_D12PE2PE3PE4PE5PE6PE7/FSMC_D4PE8/FSMC_D5PE9/FSMC_D6PF0PF1PF10PF11PF12PF13PF14PF15PF2PF3PF4PF5PF6PF7PF8PF9PG0PG1PG10/FSMC_NE3PG11PG12/FSMC_NE4PG13PG14PG15PG2PG3PG4PG5PG6/FSMC_INT2PG7PG8PG9/FSMC_NE2VDDAVDD_1VDD_10VDD_2VDD_3VDD_4VDD_5VDD_6VDD_7VDD_8VDD_9VREF+VSS_10VSS_11VSS_4VSS_5VSS_6VSS_7VSS_8VSS_9VDD_11VSS_2RFU_VSS_VDDVSSAVCAP_1_VSSVCAP_2OSC_OUTVBATBOOT0RDVDDAANDVREFCAPACITORTDITFTLCDFPCTDOWRSD_CSSPI2_SCKF_CSINTBLACK_LIGHTFSMC_CLKCMDADDRESS:0x6C000000HDATAADDRESS:0x6C000002HJTAGPULLUP/DOWNJTCK:PullDownJTDI:PullUpSPI2_NSSTP_CSSPI2_MOSISPI2_MISODATA_LEUART3_RXUART3_TXRMII_TXD1RMII_TXD0TMSJTMS:PullUpNJTRST:PullUpNTRSTPOWERLEDSPI1_MISOSPI1_NSS+TCKUSERLED1BootfromsystemmemorycanusingUSART1(PA9/PA10),USART3(PC10/PC11orPB10/PB11),CAN2(PB5/PB13),USBOTGFSinDevicemode(PA11/PA12)throughDFUBootfromUserFlashR16notfitCPU:STM32F207ZGT/STM32F407ZGT144PINSZW-STM32F407ZGTCSRS(DefaultSetting)INSTM32AFTERRESETJTDO:PloatingSPI1_SCK+USESWDbydefault.R1,R2,R5notfitR10notfit207R13fitR14notfit;407R13notfitR14fitPG1212Y225M10KR4VBATPA9PF7R322.2K10R5R21010R1PB4_NTRSTR910PA15_TDIPA15PB3_TDO+3.3VGNDR310KPA13FSMC_NE2FSMC_D[15:0]FSMC_D15FSMC_D14FSMC_D13FSMC_D12FSMC_D11FSMC_D10FSMC_D9FSMC_D8FSMC_D0FSMC_D1FSMC_D3FSMC_D4FSMC_D5FSMC_D6FSMC_D7FSMC_D2FSMC_A[23:0]FSMC_A0FSMC_A3FSMC_A6FSMC_A7FSMC_A9FSMC_A11FSMC_A13FSMC_A15FSMC_A23FSMC_A22FSMC_A21FSMC_A20FSMC_A19FSMC_A18FSMC_A17FSMC_A16FSMC_A14FSMC_A12FSMC_A10FSMC_A8FSMC_A5FSMC_A4FSMC_A2FSMC_A1PG14PG13C272.2UF6.3VR700.01UFC96.3V2.2UFC18+3.3VRESETVREF+GNDR1210KBOOT0138252324343510210310410510911036374041424310010146476970737475764813313413513613713914026271111121137892829444596979899114115798081828586116117118119122123777814114263646566676812345585960101122495053545512131415181920215657125126127128129132878889909192931246337212113110814439175262849532317112013010714338165161839430106U2GND+3.3V6.3V2.2UFC220R15R160GNDR100R1310KGND0R14GNDGNDC192.2UF6.3VVDDAVSSAGNDFSMC_A6FSMC_D[15:0]FSMC_D11FSMC_D10FSMC_D9FSMC_D8FSMC_D7FSMC_D6FSMC_D5FSMC_D4FSMC_D3FSMC_D2FSMC_D1FSMC_D0FSMC_D12FSMC_D13FSMC_D14FSMC_D15FSMC_NE4PD3PB2_BOOT1C36PF6PFC412Y1C3310UF12DS1LED36373938403534323331262827293025242223211234567891011121314151617181920J3PC7GNDFSMC_A1GNDC100.1UFC60.1UFC80.01UF0.1UFC5R6470PC14PC15PC3+3.3VPC4PC2VSSA+3.3VGNDPB13PD2PA4PG7PD3SZW-STM32F207ZGT3V01VDDAVREF+GNDPC1PA0PG8PC13PC0PB5PB3PB0PA14PA13PA12PA11PA7PA6PA5PA3PA2PA1PG15PA10PA15PB1PB10PB11PB12PB14PB15PB4PB6PB7PB8PB9PC10PC5PC6PC7PC8PC9PF10PF11PF6PF7PF8PF9PG11PC12PC11+3.3V+3.3VGNDFSMC_NWEFSMC_NOERESETPB14PG7PB15PB13PB12PG15FSMC_A00R8C130.1UF0.1UFC12FSMC_A3FSMC_A4FSMC_A5FSMC_A210UFC3010UFC32C310.1UFGND+3.3V+3.3V0.1UFC710KR1115PFC1C215PFGNDGND6.3V2.2UFC28FSMC_NOEFSMC_NWEFSMC_NWAITFSMC_NCE2FSMC_NBL0FSMC_NBL1PG6FSMC_NE3FSMC_NE4PB3PB4PA14+3.3V21LEDDS2PA81OFREVSHEETD128318ACA7654BCD765432BTITLE(NOTFITbydefault)NORFLASHSTARTADDRESS:0x64000000HSRAMNANDFLASHSTARTADDRESS:0x68000000HACCESSADDRESS:0x70000000HYELLOWGREEN1%RMIIMODERMII_REF_CLKIRQ:TriggerbyFallingEdgeGPIO/INTMCO10M/100METHERNETRMIIMODE(Auto-MDIX)SZW-STM32F407ZGTFITR29whenPG10PD7PG9R46notfit(Default)TP1ETH_TX-ETH_RX-ETH_RX++3.3V3412Y350MHZC140.1UF50V50V0.1UFC150R46R382.2K2.2KR39R212.2K2.2KR20R192.2KFSMC_D3FSMC_D[15:0]FSMC_D7FSMC_D0FSMC_D0FSMC_D2FSMC_D6FSMC_D15FSMC_D14FSMC_D13FSMC_D12FSMC_D11FSMC_D10FSMC_D7FSMC_D6FSMC_D5FSMC_D4FSMC_D1FSMC_D2FSMC_D3FSMC_D8FSMC_D9FSMC_D15FSMC_D9FSMC_D8FSMC_D3FSMC_D2FSMC_D1FSMC_D0FSMC_D4FSMC_D5FSMC_D6FSMC_D7FSMC_D10FSMC_D11FSMC_D12FSMC_D13FSMC_D14FSMC_D5FSMC_D4FSMC_D1FSMC_NWAIT+3.3V10KR312.2KR426.3V2.2UFC29FSMC_A[23:0]FSMC_A2FSMC_A21FSMC_A0FSMC_A1FSMC_A3FSMC_A4FSMC_A5FSMC_A6FSMC_A7FSMC_A8FSMC_A9FSMC_A10FSMC_A11FSMC_A12FSMC_A13FSMC_A14FSMC
本文标题:神舟王STM32F207ZGT核心板原理图-V2
链接地址:https://www.777doc.com/doc-4650063 .html