您好,欢迎访问三七文档
当前位置:首页 > 商业/管理/HR > 咨询培训 > design capture培训教材(详解)
DesignCaptureMentorGraphicsTaiwan1WG2002-Rev.1.0DesignCaptureinExpeditionSeriesWG2002December2002MentorGraphicsTaiwanDesignCaptureMentorGraphicsTaiwan2WG2002-Rev.1.0DesignCaptureQuickStart–ProjectCreationProjectprojectprojectfile(.prj)(useddata)symbollibrariesPDBlibrariesconfigurationfilesVHDLfilesVerilogfilestruthtablesflowchartsProjectfileDesignCaptureconfigurationrootschematicCentralLibrary(schematics,statediagrams,HDLs)CDBlibraries(symbolPDB)(CentralLibrary)configurationfilesPCBlayoutPCBlayoutDCVHDLDCAnalogDesignerDCproject(s)seedprojectprojectProjectNewProjectWizardprojectfolderprojectfileProjectDirectoryproject_name.prjDefaultgenhdlhdlDesignCaptureMentorGraphicsTaiwan3WG2002-Rev.1.0projectfileProjectprojectDCProjectNewProjectCopyproject:NewProject1.DCProjectNewProjectWizardprojectNext2.projectprojectdesignfiles(schematics,statediagrams,HDLfiles)DCDesignCaptureMentorGraphicsTaiwan4WG2002-Rev.1.0Next3.FinishprojectdesignfileslinkDesignCaptureMentorGraphicsTaiwan5WG2002-Rev.1.0CopyProjectProjectCopyprojectproject(seedproject)SeedprojectDCCentralLibraryconfigurationfilesseedprojectdesignfilesschematics,blocksprojectdesignfilesprojectSeedproject1.ProjectNewdesignfilesprojectseedAnalogSimseedPCB2.seedprojectProjectSettings3.CentralLibraryFileLocationsconfigurationfilesconfigurationfileBOMTextProperty(cenlib.prpCentralLibraryLibraryManager)GlobalSignalsProjectOptionsPrinter/plotterControlDesignCaptureMentorGraphicsTaiwan6WG2002-Rev.1.0CentralLibraryconfigurationfilesprojectseedprojectseedprojectprojectseedprojectProjectCopyprojectprojectCentralLibraryconfigurationfilesseedprojectseedprojectproject.prjprojectprojectfolderprojectDesignCaptureMentorGraphicsTaiwan7WG2002-Rev.1.0DCactiveprojectseedprojectProjectOpenprojectProjectProjectNewProjectCopyprojectprojectpointersprojectProjectFilesdesignfilesprojectProjectNewlinkprojectfilepointerprojectfilepointerWorkSpacedesignfilepopupmenu”RemoveFilefromProject”ProjectSettingsCentralLibrarytabDesignCaptureMentorGraphicsTaiwan8WG2002-Rev.1.0projectsymboldeviceCentralLibraryDesigntabFileLocationsPackagerpackagingCDBDesignCaptureMentorGraphicsTaiwan9WG2002-Rev.1.0configurationfilesconfigurationfilesDCLibrariestabCentralLibrarylibrariesVHDLVerilogCentralLibrarytabCentralLibrarySymbolDesignCaptureMentorGraphicsTaiwan10WG2002-Rev.1.0ReferenceDesignatortabprojectreferencedesignatorRUPlaceDeviceFileLocationstabProjectOptionsREF_DES_INCRyesProjectBusContentsdesignfileblocksymbolschematichierarchicalblockbusbundleWG2000LocalscopeDesignCaptureMentorGraphicsTaiwan11WG2002-Rev.1.0datacontrolsignalswiresbusaliasbusbusnetnameProjectBusContentsbusbusnetnameBusProjectGlobalSignalsglobalGlobalsignalsintra-pageinter-pageconnectorProjectPCBIntegrationPCBDesignCaptureMentorGraphicsTaiwan12WG2002-Rev.1.0ForwardannotationCDBPCBdatabasePCBdatabasereleaseECOlayoutBackwardannotationPackagerpackagingCDBPCBlayoutreferencedesignatorswappingCDBCDBPackagingPackagerpackagingGenerateFLATNETNAMEpropertiesbasedonFLATNETNAMEpropertySchematicnetnameNetPropertiesFLATNETNAMEPCBlayoutnetnamePackagerPCBForwardAnnotationCDBflatnetnamesnetnameFLATNETNAMESchematicnetnamechangesNetPropertieschangesCDBflatnetnameNetPropertiesflatnetnamePCBlayoutflatnetnamenetnameDesignCaptureMentorGraphicsTaiwan13WG2002-Rev.1.0DesignCaptureQuickStart–BasicDesignEntryDesignprojectfileproject(designfiles)(schematics)(statediagram)(flowchart)(truthtable)(blocksymbol)VHDLVerilog(textfile)FileNewtypeViewDCsymbolblockSymbol(primitive)PCBPCBgateASICFPGAmacrosymbolSymbolEditorBlockVHDLVerilogSymbolblock(wire)(simulationlayout)symbolblockwireproperty(layout)projectProjectOpenFileOpenprojectprojectblockFileOpenWorkspaceFileViewFileViewproject.prjpointerBlockViewrootDesignCaptureMentorGraphicsTaiwan14WG2002-Rev.1.0projectProjectFilesactiveSymbolDCsymbolSymbolDevicePlacemenusymbol(grid)symbolpinswireSnappingtogridSymbolmenubarPlaceSymboltoolbarsymbolsymbolsprojectCentralLibrary(scrolllist)AddLibrary…symbollibraryCentralLibrarySymbolpartitionsymbolsPCBsymbolpowergroundinter/intrapageconnectorPlaceDevicesymbolPCBlayoutfootprintswappingPCB()ShiftCtrl*VCC*Scrolllist3_8dcode.sbkactivetabsactiveToolsPageAdminDesignCaptureMentorGraphicsTaiwan15WG2002-Rev.1.0symbolScrolllistsymboldouble-clickPlacesymbolf/FXm/MYr/R90symbolPropertiessymbolPropertiessymbolsymbolsymbolEscsymbolDevicemenubarPlaceDevicetoolbarsymbolsymbolPartNumberPartNamePartLabelsymbollayoutfootprintPCBsymbolsPartDatabaseprojectCentralLibraryPDBtitlesymbolDesignCaptureMentorGraphicsTaiwan16WG2002-Rev.1.0partitionsPartNumberPartNamePartLabelValue(*?)SymbolSelectSymbolsymbols()symbolNANDgateORgateSlotgategatePDBswappinggatelayoutlayoutswappingbackannotatePlacePartsfoundsymbolsymbolpopupmenur90fXmYEditRotateInstanceNamesymbolPlaceDevicePlaceSymbolsymbol“InstanceName”textpropertyInstanceNameInstanceNamesymbolInstanceNameXCMPx(xsequencenumber)XCMP1symbolXCMP14symbolInstanceNamepropertyInstanceNameVerifyDesignCaptureMentorGraphicsTaiwan17WG2002-Rev.1.0Wirin
本文标题:design capture培训教材(详解)
链接地址:https://www.777doc.com/doc-957696 .html